Skip Navigation
SBIR/STTR

Very Dense High Speed 3u VPX Memory and Processing Space Systems, Phase II

Completed Technology Project

Project Introduction

Very Dense High Speed 3u VPX Memory and Processing Space Systems, Phase II
While VPX shows promise as an open standard COTS computing and memory platform, there are several challenges that must be overcome to migrate the technology for a space application. For the Phase I SBIR, SEAKR investigated the 3u VPX architecture for the space environment for advanced memory and processing systems. The SBIR investigation focused on researching innovative switch fabric architectures, identifying and qualifying the building blocks for a space qualified VPX system, and addressed some of the challenges associated with VPX flash memory modules. The areas of innovation that have been addressed are outlined below: Research and evaluate the basic building blocks required for a high speed switch VPX architecture Explore advanced EDAC and innovative wear leveling techniques for commercially upscreened flash memory for space applications Evaluate different techniques for very high speed flash memory access rates The Phase II SBIR will build on the Phase I study to produce a deliverable engineering model of a 3U VPX flash memory module. More »

Anticipated Benefits

Primary U.S. Work Locations and Key Partners

Project Library

Share this Project

Organizational Responsibility

Project Management

Project Duration

Technology Maturity (TRL)

Technology Areas

A final report document may be available for this project. If you would like to request it, please contact us.

^