Skip Navigation
SBIR/STTR

Improved Design of Radiation Hardened, Wide-Temperature Analog and Mixed-Signal Electronics, Phase II

Completed Technology Project

Project Introduction

Improved Design of Radiation Hardened, Wide-Temperature Analog and Mixed-Signal Electronics, Phase II
NASA space exploration missions require the electronics for avionic systems, components, and controllers that are capable of operating in the extreme temperature and radiation environments of space and planetary surfaces. To design wide-temperature, radiation-hardened (rad-hard) electronics and predict the characteristics and reliability in these extreme environments, advanced models and simulation tools are required at multiple levels. Analog and mixed-signal circuits for space exploration have not been adequately addressed to date. The proposed project aims to design, develop, validate, and demonstrate novel Radiation Hardened By Design (RHBD) analog/mixed-signal, RF and digital integrated circuits (ICs) aimed for application in NASA relevant extreme environments. In Phase 1, CFDRC, in collaboration with Georgia Tech, accomplished the following: (1) enhanced and demonstrated CFDRC's unique physics-based mixed-mode simulation tools (NanoTCAD coupled with Cadence Spectre) for predicting transient radiation response of benchmark analog circuits based on silicon-germanium (SiGe) BiCMOS technology; (2) leveraged experimental radiation/temperature data collected under the NASA Exploration Technology Development Program (ETDP) SiGe project to validate new low-T device physics models in NanoTCAD and understand associated physical phenomena; and (3) developed preliminary RHBD concepts for single-event hardening, including the novel inverse-mode cascode (IMC) SiGe HBT. In Phase 2, we will demonstrate and validate the improved physics-based models for temperature range from -230oC to +130oC, and apply them to evaluate and develop RHBD designs over the expected operating range. New RHBD devices employed in analog, RF and digital circuits will be fabricated in prototype chips and tested over a wide temperature range and in a radiation environment, and delivered as a component library for NASA use. More »

Anticipated Benefits

Primary U.S. Work Locations and Key Partners

Project Library

Share this Project

Organizational Responsibility

Project Management

Project Duration

Technology Maturity (TRL)

A final report document may be available for this project. If you would like to request it, please contact us.

^