Skip Navigation
SBIR/STTR

Open|SpeedShop Ease of Use Performance Analysis for Heterogenious Processor Systems, Phase II

Completed Technology Project

Project Introduction

We propose building upon the modular extensible architecture and existing capabilities of Open|SpeedShop to provide seamless, integrated, heterogeneous processor performance analysis. The NVIDIA GPU and Intel Many Integrated Core (MIC) processors are increasingly important at high performance computing (HPC) laboratories within NASA for use on NASA's high-end computing (HEC) projects because of their ability to accelerate scientific application performance. In order to understand what impact these accelerators are having on performance, tools must succinctly present heterogeneous processor performance information. One of the key goals of this work is to develop and implement innovative methods for presenting the performance information extracted from applications running on both traditional CPU and GPU/MIC processors. Phase II research builds on the progress made in phase I and will include more robust and complete gathering performance information for Intel's MIC architecture. In phase I we built the infrastructure and successfully prototyped a version of Open|SpeedShop that gathered and displayed performance information for applications that ran in the non-offload Intel MIC programming model. For phase II, our research would focus on how to monitor the performance of applications that use Intel's offload programming model. We would also focus research into performance analysis for applications using OpenACC. More »

Anticipated Benefits

Primary U.S. Work Locations and Key Partners

Share this Project

Organizational Responsibility

Project Management

Project Duration

Technology Maturity (TRL)

Technology Areas

Light bulb

Suggest an Edit

Recommend changes and additions to this project record.
^