Center Innovation Fund: JPL CIF
Ultra-Low Power Extreme Environment Capable Avionics System-on-a-Chip Project
Project Description
Develop ultra-low-power, wide-temperature (-150° C to +250 ° C), digital System-on-a-Chip (SOC) ASIC technology in a high resolution, inherently rad-hard IBM Silicon-on-Insulator (SOI) CMOS process to enable next-generation flight electronics. Demonstrate main flight-system electronics (flight processor, high- and low-speed instrument interfaces) in a chip containing a Cortex-M0 microprocessor that has been synthesized using a custom wide-temperature digital logic library developed in the same high resolution IBM SOI CMOS process.
More »
Anticipated Benefits
The new SoC ASIC has a very good chance of setting NASA on a path to produce low-cost, ARM-based, SoC ASICs for avionics applications.
More »
Primary U.S. Work Locations and Key Partners
| Organizations Performing Work | Role | Type | Location |
|---|---|---|---|
| Jet Propulsion Laboratory (JPL) | Lead Organization | FFRDC/UARC | Pasadena, California |
Langley Research Center
(LaRC)
|
Supporting Organization | NASA Center | Hampton, Virginia |
Primary U.S. Work Locations
-
California
Suggest an Edit
Recommend changes and additions to this project record.