The NASA SBIR and STTR programs fund the research, development, and demonstration of innovative technologies that fulfill NASA needs as described in the annual Solicitations and have significant potential for successful commercialization. If you are a small business concern (SBC) with 500 or fewer employees or a non-profit RI such as a university or a research laboratory with ties to an SBC, then NASA encourages you to learn more about the SBIR and STTR programs as a potential source of seed funding for the development of your innovations.
The SBIR and STTR programs have 3 phases:
The SBIR and STTR Phase I contracts last for 6 months with a maximum funding of $125,000, and Phase II contracts last for 24 months with a maximum funding of $750,000 - $1.5 million.
Opportunity for Continued Technology Development Post-Phase II:
The NASA SBIR/STTR Program currently has in place two initiatives for supporting its small business partners past the basic Phase I and Phase II elements of the program that emphasize opportunities for commercialization. Specifically, the NASA SBIR/STTR Program has the Phase II Enhancement (Phase II-E) and Phase II eXpanded (Phase II-X) contract options.
Please review the links below to obtain more information on the SBIR/STTR programs.
Provides an overview of the SBIR and STTR programs as implemented by NASA
Provides access to the annual SBIR/STTR Solicitations containing detailed information on the program eligibility requirements, proposal instructions and research topics and subtopics
Schedule and links for the SBIR/STTR solicitations and selection announcements
Federal and non-Federal sources of assistance for small business
Search our complete archive of awarded project abstracts to learn about what NASA has funded
Still have questions? Visit the program FAQs
","parentProgram":{"ableToSelect":false,"isActive":true,"description":"Catalyst is a portfolio of early stage programs that specialize in different innovation constituencies and mechanisms to push the state of the art in aerospace technology development","programId":92327,"responsibleMd":{"canUserEdit":false,"locationEdit":false,"organizationRolePretty":"","organizationTypePretty":""},"title":"Catalyst","manageGaps":false,"acronymOrTitle":"Catalyst"},"parentProgramId":92327,"programId":73,"responsibleMd":{"organizationId":4875,"organizationName":"Space Technology Mission Directorate","acronym":"STMD","organizationType":"NASA_Mission_Directorate","canUserEdit":false,"locationEdit":false,"organizationRolePretty":"","organizationTypePretty":"NASA Mission Directorate"},"responsibleMdOffice":4875,"stockImageFileId":36648,"title":"Small Business Innovation Research/Small Business Tech Transfer","manageGaps":false,"acronymOrTitle":"SBIR/STTR"},"description":"Microwave interferometers for NASA missions such as PATH employ the GeoSTAR instrument, consisting of 600 receivers. Each receiver requires I and Q ADCs (analog-to-digital converters) for signal digitizing at 1GHz before further processing in the cross-correlators. Power consumption as well as instrument volume and weight are critical in space born instruments. During Phase I, Pacific Microchip Corp. designed the block diagrams and circuits of a monolithic array consisting of sixteen 2-bit ADCs. A serializer is integrated to reduce the number of outputs from 32 to 1. This reduces the power consumption per ADC and resolves the problem of wiring congestion in the interface with cross-correlators. For further power reduction, a novel metastability programming feature is integrated into the ADC latches. The clock distribution is fundamentally simplified as well. The 2-wire serial I2C (Inter-Integrated Circuit) interface allows all 1200 ADCs of the GeoSTAR instrument to be calibrated and optimized. Phase I work provided a complete definition and in silico validation of the monolithic ADC array with serial output. Phase II of the project will produce a fieldable product. In order to facilitate the commercialization efforts in Phase III, a Complementary Metal-Oxide-Semiconductor (CMOS) Silicon-on-Isolator (SOI) technology will be used for fabrication.","benefits":"The unique characteristics of the proposed ADC array make it ideal for parallel digitizing applications that require power efficiency at high quantization rate. Oversampling can be used when more than 2-bit resolution is required. Such ADCs are critical components in multichannel wireless communication systems. Advanced ADC arrays are also required for neural implants, image sensors and sensor networks. The ADC array will be implemented using commercial 45nm SOI CMOS technology offering low device cost and extremely power efficient operation. The proposed Pacific Microchip Corp. Serializers and Deserializers (SerDes) capable of operating at a line rate of up to 32Gb/s are the essential blocks required for the next generation 100Gb/s (4x25Gb/s) Ethernet. We also plan to offer the ADC array as an IP block for integration in Systems On Chip (SoC).The NASA SBIR and STTR programs fund the research, development, and demonstration of innovative technologies that fulfill NASA needs as described in the annual Solicitations and have significant potential for successful commercialization. If you are a small business concern (SBC) with 500 or fewer employees or a non-profit RI such as a university or a research laboratory with ties to an SBC, then NASA encourages you to learn more about the SBIR and STTR programs as a potential source of seed funding for the development of your innovations.
The SBIR and STTR programs have 3 phases:
The SBIR and STTR Phase I contracts last for 6 months with a maximum funding of $125,000, and Phase II contracts last for 24 months with a maximum funding of $750,000 - $1.5 million.
Opportunity for Continued Technology Development Post-Phase II:
The NASA SBIR/STTR Program currently has in place two initiatives for supporting its small business partners past the basic Phase I and Phase II elements of the program that emphasize opportunities for commercialization. Specifically, the NASA SBIR/STTR Program has the Phase II Enhancement (Phase II-E) and Phase II eXpanded (Phase II-X) contract options.
Please review the links below to obtain more information on the SBIR/STTR programs.
Provides an overview of the SBIR and STTR programs as implemented by NASA
Provides access to the annual SBIR/STTR Solicitations containing detailed information on the program eligibility requirements, proposal instructions and research topics and subtopics
Schedule and links for the SBIR/STTR solicitations and selection announcements
Federal and non-Federal sources of assistance for small business
Search our complete archive of awarded project abstracts to learn about what NASA has funded
Still have questions? Visit the program FAQs
","parentProgram":{"ableToSelect":false,"isActive":true,"description":"Catalyst is a portfolio of early stage programs that specialize in different innovation constituencies and mechanisms to push the state of the art in aerospace technology development","programId":92327,"responsibleMd":{"canUserEdit":false,"locationEdit":false,"organizationRolePretty":"","organizationTypePretty":""},"title":"Catalyst","manageGaps":false,"acronymOrTitle":"Catalyst"},"parentProgramId":92327,"programId":73,"responsibleMd":{"organizationId":4875,"organizationName":"Space Technology Mission Directorate","acronym":"STMD","organizationType":"NASA_Mission_Directorate","canUserEdit":false,"locationEdit":false,"organizationRolePretty":"","organizationTypePretty":"NASA Mission Directorate"},"responsibleMdOffice":4875,"stockImageFileId":36648,"title":"Small Business Innovation Research/Small Business Tech Transfer","manageGaps":false,"acronymOrTitle":"SBIR/STTR"},"description":"Microwave interferometers for NASA missions such as PATH employ the GeoSTAR instrument, consisting of 600 receivers. Each receiver requires I and Q ADCs (analog-to-digital converters) for signal digitizing at 1GHz before further processing in the cross-correlators. Power consumption as well as instrument volume and weight are critical in space born instruments. During Phase I, Pacific Microchip Corp. designed the block diagrams and circuits of a monolithic array consisting of sixteen 2-bit ADCs. A serializer is integrated to reduce the number of outputs from 32 to 1. This reduces the power consumption per ADC and resolves the problem of wiring congestion in the interface with cross-correlators. For further power reduction, a novel metastability programming feature is integrated into the ADC latches. The clock distribution is fundamentally simplified as well. The 2-wire serial I2C (Inter-Integrated Circuit) interface allows all 1200 ADCs of the GeoSTAR instrument to be calibrated and optimized. Phase I work provided a complete definition and in silico validation of the monolithic ADC array with serial output. Phase II of the project will produce a fieldable product. In order to facilitate the commercialization efforts in Phase III, a Complementary Metal-Oxide-Semiconductor (CMOS) Silicon-on-Isolator (SOI) technology will be used for fabrication.","benefits":"The unique characteristics of the proposed ADC array make it ideal for parallel digitizing applications that require power efficiency at high quantization rate. Oversampling can be used when more than 2-bit resolution is required. Such ADCs are critical components in multichannel wireless communication systems. Advanced ADC arrays are also required for neural implants, image sensors and sensor networks. The ADC array will be implemented using commercial 45nm SOI CMOS technology offering low device cost and extremely power efficient operation. The proposed Pacific Microchip Corp. Serializers and Deserializers (SerDes) capable of operating at a line rate of up to 32Gb/s are the essential blocks required for the next generation 100Gb/s (4x25Gb/s) Ethernet. We also plan to offer the ADC array as an IP block for integration in Systems On Chip (SoC).The NASA SBIR and STTR programs fund the research, development, and demonstration of innovative technologies that fulfill NASA needs as described in the annual Solicitations and have significant potential for successful commercialization. If you are a small business concern (SBC) with 500 or fewer employees or a non-profit RI such as a university or a research laboratory with ties to an SBC, then NASA encourages you to learn more about the SBIR and STTR programs as a potential source of seed funding for the development of your innovations.
The SBIR and STTR programs have 3 phases:
The SBIR and STTR Phase I contracts last for 6 months with a maximum funding of $125,000, and Phase II contracts last for 24 months with a maximum funding of $750,000 - $1.5 million.
Opportunity for Continued Technology Development Post-Phase II:
The NASA SBIR/STTR Program currently has in place two initiatives for supporting its small business partners past the basic Phase I and Phase II elements of the program that emphasize opportunities for commercialization. Specifically, the NASA SBIR/STTR Program has the Phase II Enhancement (Phase II-E) and Phase II eXpanded (Phase II-X) contract options.
Please review the links below to obtain more information on the SBIR/STTR programs.
Provides an overview of the SBIR and STTR programs as implemented by NASA
Provides access to the annual SBIR/STTR Solicitations containing detailed information on the program eligibility requirements, proposal instructions and research topics and subtopics
Schedule and links for the SBIR/STTR solicitations and selection announcements
Federal and non-Federal sources of assistance for small business
Search our complete archive of awarded project abstracts to learn about what NASA has funded
Still have questions? Visit the program FAQs
","parentProgram":{"ableToSelect":false,"isActive":true,"description":"Catalyst is a portfolio of early stage programs that specialize in different innovation constituencies and mechanisms to push the state of the art in aerospace technology development","programId":92327,"responsibleMd":{"canUserEdit":false,"locationEdit":false,"organizationRolePretty":"","organizationTypePretty":""},"title":"Catalyst","manageGaps":false,"acronymOrTitle":"Catalyst"},"parentProgramId":92327,"programId":73,"responsibleMd":{"organizationId":4875,"organizationName":"Space Technology Mission Directorate","acronym":"STMD","organizationType":"NASA_Mission_Directorate","canUserEdit":false,"locationEdit":false,"organizationRolePretty":"","organizationTypePretty":"NASA Mission Directorate"},"responsibleMdOffice":4875,"stockImageFileId":36648,"title":"Small Business Innovation Research/Small Business Tech Transfer","manageGaps":false,"acronymOrTitle":"SBIR/STTR"},"description":"Microwave interferometers for NASA missions such as PATH and SCLP consist of up to 900 receivers. Each receiver requires I and Q ADCs (analog-to-digital converters) for signal digitizing at >200MHz before further digital processing in the cross-correlators. Power dissipation as well as instrument volume and weight are the most important parameters in space born instruments. Pacific Microchip proposes designing a monolithic array consisting of 20x1-bit ADCs. A serializer will be integrated to reduce the number of outputs from 20 to 1. This will reduce the power per ADC and resolve the problem of wiring congestion where the cross-correlators interface. For further power reduction, Pacific Microchip proposes integrating a novel metastability programming feature into the ADC latches. The clock distribution will also be dramatically simplified. The 2-wire serial I²C (Inter-Integrated Circuit) interface will allow all 1800 ADCs to be calibrated and optimized. Phase I work will provide a complete definition, in silico validation of the product, and a hardware proof of concept. The Phase II program will produce a fieldable product. In order to facilitate the commercialization efforts in Phase III, a low cost commercial radiation-tolerant SiGe HTB technology will be used to fabricate the product.","benefits":"The unique characteristics of the proposed ADC array makes it ideal for parallel digitizing applications that require extra low power at a relatively high quantization rate. Oversampling can be used in those cases when a higher resolution of more than one effective number of bits is required. Such ADCs are critical components in multichannel wireless communication systems. Advanced medical electronics require low power ADC arrays for their neural implants. ADC arrays are also required in image sensors and sensor networks still in their design phase. That the ADC array can be implemented using commercial SiGe technology makes it a particularly cost efficient solution. Since we plan to offer the block as an IP, it will fit for integration together with other blocks (both analog and digital) in the system, making the ADC array a cost efficient choice for SoCs.The NASA SBIR and STTR programs fund the research, development, and demonstration of innovative technologies that fulfill NASA needs as described in the annual Solicitations and have significant potential for successful commercialization. If you are a small business concern (SBC) with 500 or fewer employees or a non-profit RI such as a university or a research laboratory with ties to an SBC, then NASA encourages you to learn more about the SBIR and STTR programs as a potential source of seed funding for the development of your innovations.
The SBIR and STTR programs have 3 phases:
The SBIR and STTR Phase I contracts last for 6 months with a maximum funding of $125,000, and Phase II contracts last for 24 months with a maximum funding of $750,000 - $1.5 million.
Opportunity for Continued Technology Development Post-Phase II:
The NASA SBIR/STTR Program currently has in place two initiatives for supporting its small business partners past the basic Phase I and Phase II elements of the program that emphasize opportunities for commercialization. Specifically, the NASA SBIR/STTR Program has the Phase II Enhancement (Phase II-E) and Phase II eXpanded (Phase II-X) contract options.
Please review the links below to obtain more information on the SBIR/STTR programs.
Provides an overview of the SBIR and STTR programs as implemented by NASA
Provides access to the annual SBIR/STTR Solicitations containing detailed information on the program eligibility requirements, proposal instructions and research topics and subtopics
Schedule and links for the SBIR/STTR solicitations and selection announcements
Federal and non-Federal sources of assistance for small business
Search our complete archive of awarded project abstracts to learn about what NASA has funded
Still have questions? Visit the program FAQs
","parentProgram":{"ableToSelect":false,"isActive":true,"description":"Catalyst is a portfolio of early stage programs that specialize in different innovation constituencies and mechanisms to push the state of the art in aerospace technology development","programId":92327,"responsibleMd":{"canUserEdit":false,"locationEdit":false,"organizationRolePretty":"","organizationTypePretty":""},"title":"Catalyst","manageGaps":false,"acronymOrTitle":"Catalyst"},"parentProgramId":92327,"programId":73,"responsibleMd":{"organizationId":4875,"organizationName":"Space Technology Mission Directorate","acronym":"STMD","organizationType":"NASA_Mission_Directorate","canUserEdit":false,"locationEdit":false,"organizationRolePretty":"","organizationTypePretty":"NASA Mission Directorate"},"responsibleMdOffice":4875,"stockImageFileId":36648,"title":"Small Business Innovation Research/Small Business Tech Transfer","manageGaps":false,"acronymOrTitle":"SBIR/STTR"},"description":"Microwave interferometers for NASA missions such as PATH employ the GeoSTAR instrument, consisting of 600 receivers. Each receiver requires I and Q ADCs (analog-to-digital converters) for signal digitizing at 1GHz before further processing in the cross-correlators. Power consumption as well as instrument volume and weight are critical in space born instruments. During Phase I, Pacific Microchip Corp. designed the block diagrams and circuits of a monolithic array consisting of sixteen 2-bit ADCs. A serializer is integrated to reduce the number of outputs from 32 to 1. This reduces the power consumption per ADC and resolves the problem of wiring congestion in the interface with cross-correlators. For further power reduction, a novel metastability programming feature is integrated into the ADC latches. The clock distribution is fundamentally simplified as well. The 2-wire serial I2C (Inter-Integrated Circuit) interface allows all 1200 ADCs of the GeoSTAR instrument to be calibrated and optimized. Phase I work provided a complete definition and in silico validation of the monolithic ADC array with serial output. Phase II of the project will produce a fieldable product. In order to facilitate the commercialization efforts in Phase III, a Complementary Metal-Oxide-Semiconductor (CMOS) Silicon-on-Isolator (SOI) technology will be used for fabrication.","benefits":"The unique characteristics of the proposed ADC array make it ideal for parallel digitizing applications that require power efficiency at high quantization rate. Oversampling can be used when more than 2-bit resolution is required. Such ADCs are critical components in multichannel wireless communication systems. Advanced ADC arrays are also required for neural implants, image sensors and sensor networks. The ADC array will be implemented using commercial 45nm SOI CMOS technology offering low device cost and extremely power efficient operation. The proposed Pacific Microchip Corp. Serializers and Deserializers (SerDes) capable of operating at a line rate of up to 32Gb/s are the essential blocks required for the next generation 100Gb/s (4x25Gb/s) Ethernet. We also plan to offer the ADC array as an IP block for integration in Systems On Chip (SoC).The NASA SBIR and STTR programs fund the research, development, and demonstration of innovative technologies that fulfill NASA needs as described in the annual Solicitations and have significant potential for successful commercialization. If you are a small business concern (SBC) with 500 or fewer employees or a non-profit RI such as a university or a research laboratory with ties to an SBC, then NASA encourages you to learn more about the SBIR and STTR programs as a potential source of seed funding for the development of your innovations.
The SBIR and STTR programs have 3 phases:
The SBIR and STTR Phase I contracts last for 6 months with a maximum funding of $125,000, and Phase II contracts last for 24 months with a maximum funding of $750,000 - $1.5 million.
Opportunity for Continued Technology Development Post-Phase II:
The NASA SBIR/STTR Program currently has in place two initiatives for supporting its small business partners past the basic Phase I and Phase II elements of the program that emphasize opportunities for commercialization. Specifically, the NASA SBIR/STTR Program has the Phase II Enhancement (Phase II-E) and Phase II eXpanded (Phase II-X) contract options.
Please review the links below to obtain more information on the SBIR/STTR programs.
Provides an overview of the SBIR and STTR programs as implemented by NASA
Provides access to the annual SBIR/STTR Solicitations containing detailed information on the program eligibility requirements, proposal instructions and research topics and subtopics
Schedule and links for the SBIR/STTR solicitations and selection announcements
Federal and non-Federal sources of assistance for small business
Search our complete archive of awarded project abstracts to learn about what NASA has funded
Still have questions? Visit the program FAQs
","parentProgram":{"ableToSelect":false,"isActive":true,"description":"Catalyst is a portfolio of early stage programs that specialize in different innovation constituencies and mechanisms to push the state of the art in aerospace technology development","programId":92327,"responsibleMd":{"canUserEdit":false,"locationEdit":false,"organizationRolePretty":"","organizationTypePretty":""},"title":"Catalyst","manageGaps":false,"acronymOrTitle":"Catalyst"},"parentProgramId":92327,"programId":73,"responsibleMd":{"organizationId":4875,"organizationName":"Space Technology Mission Directorate","acronym":"STMD","organizationType":"NASA_Mission_Directorate","canUserEdit":false,"locationEdit":false,"organizationRolePretty":"","organizationTypePretty":"NASA Mission Directorate"},"responsibleMdOffice":4875,"stockImageFileId":36648,"title":"Small Business Innovation Research/Small Business Tech Transfer","manageGaps":false,"acronymOrTitle":"SBIR/STTR"},"description":"Microwave interferometers for NASA missions such as PATH employ the GeoSTAR instrument, consisting of 600 receivers. Each receiver requires I and Q ADCs (analog-to-digital converters) for signal digitizing at 1GHz before further processing in the cross-correlators. Power consumption as well as instrument volume and weight are critical in space born instruments. During Phase I, Pacific Microchip Corp. designed the block diagrams and circuits of a monolithic array consisting of sixteen 2-bit ADCs. A serializer is integrated to reduce the number of outputs from 32 to 1. This reduces the power consumption per ADC and resolves the problem of wiring congestion in the interface with cross-correlators. For further power reduction, a novel metastability programming feature is integrated into the ADC latches. The clock distribution is fundamentally simplified as well. The 2-wire serial I2C (Inter-Integrated Circuit) interface allows all 1200 ADCs of the GeoSTAR instrument to be calibrated and optimized. Phase I work provided a complete definition and in silico validation of the monolithic ADC array with serial output. Phase II of the project will produce a fieldable product. In order to facilitate the commercialization efforts in Phase III, a Complementary Metal-Oxide-Semiconductor (CMOS) Silicon-on-Isolator (SOI) technology will be used for fabrication.","benefits":"The unique characteristics of the proposed ADC array make it ideal for parallel digitizing applications that require power efficiency at high quantization rate. Oversampling can be used when more than 2-bit resolution is required. Such ADCs are critical components in multichannel wireless communication systems. Advanced ADC arrays are also required for neural implants, image sensors and sensor networks. The ADC array will be implemented using commercial 45nm SOI CMOS technology offering low device cost and extremely power efficient operation. The proposed Pacific Microchip Corp. Serializers and Deserializers (SerDes) capable of operating at a line rate of up to 32Gb/s are the essential blocks required for the next generation 100Gb/s (4x25Gb/s) Ethernet. We also plan to offer the ADC array as an IP block for integration in Systems On Chip (SoC).The NASA SBIR and STTR programs fund the research, development, and demonstration of innovative technologies that fulfill NASA needs as described in the annual Solicitations and have significant potential for successful commercialization. If you are a small business concern (SBC) with 500 or fewer employees or a non-profit RI such as a university or a research laboratory with ties to an SBC, then NASA encourages you to learn more about the SBIR and STTR programs as a potential source of seed funding for the development of your innovations.
The SBIR and STTR programs have 3 phases:
The SBIR and STTR Phase I contracts last for 6 months with a maximum funding of $125,000, and Phase II contracts last for 24 months with a maximum funding of $750,000 - $1.5 million.
Opportunity for Continued Technology Development Post-Phase II:
The NASA SBIR/STTR Program currently has in place two initiatives for supporting its small business partners past the basic Phase I and Phase II elements of the program that emphasize opportunities for commercialization. Specifically, the NASA SBIR/STTR Program has the Phase II Enhancement (Phase II-E) and Phase II eXpanded (Phase II-X) contract options.
Please review the links below to obtain more information on the SBIR/STTR programs.
Provides an overview of the SBIR and STTR programs as implemented by NASA
Provides access to the annual SBIR/STTR Solicitations containing detailed information on the program eligibility requirements, proposal instructions and research topics and subtopics
Schedule and links for the SBIR/STTR solicitations and selection announcements
Federal and non-Federal sources of assistance for small business
Search our complete archive of awarded project abstracts to learn about what NASA has funded
Still have questions? Visit the program FAQs
","parentProgram":{"ableToSelect":false,"isActive":true,"description":"Catalyst is a portfolio of early stage programs that specialize in different innovation constituencies and mechanisms to push the state of the art in aerospace technology development","programId":92327,"responsibleMd":{"canUserEdit":false,"locationEdit":false,"organizationRolePretty":"","organizationTypePretty":""},"title":"Catalyst","manageGaps":false,"acronymOrTitle":"Catalyst"},"parentProgramId":92327,"programId":73,"responsibleMd":{"organizationId":4875,"organizationName":"Space Technology Mission Directorate","acronym":"STMD","organizationType":"NASA_Mission_Directorate","canUserEdit":false,"locationEdit":false,"organizationRolePretty":"","organizationTypePretty":"NASA Mission Directorate"},"responsibleMdOffice":4875,"stockImageFileId":36648,"title":"Small Business Innovation Research/Small Business Tech Transfer","manageGaps":false,"acronymOrTitle":"SBIR/STTR"},"description":"Microwave interferometers for NASA missions such as PATH and SCLP consist of up to 900 receivers. Each receiver requires I and Q ADCs (analog-to-digital converters) for signal digitizing at >200MHz before further digital processing in the cross-correlators. Power dissipation as well as instrument volume and weight are the most important parameters in space born instruments. Pacific Microchip proposes designing a monolithic array consisting of 20x1-bit ADCs. A serializer will be integrated to reduce the number of outputs from 20 to 1. This will reduce the power per ADC and resolve the problem of wiring congestion where the cross-correlators interface. For further power reduction, Pacific Microchip proposes integrating a novel metastability programming feature into the ADC latches. The clock distribution will also be dramatically simplified. The 2-wire serial I²C (Inter-Integrated Circuit) interface will allow all 1800 ADCs to be calibrated and optimized. Phase I work will provide a complete definition, in silico validation of the product, and a hardware proof of concept. The Phase II program will produce a fieldable product. In order to facilitate the commercialization efforts in Phase III, a low cost commercial radiation-tolerant SiGe HTB technology will be used to fabricate the product.","benefits":"The unique characteristics of the proposed ADC array makes it ideal for parallel digitizing applications that require extra low power at a relatively high quantization rate. Oversampling can be used in those cases when a higher resolution of more than one effective number of bits is required. Such ADCs are critical components in multichannel wireless communication systems. Advanced medical electronics require low power ADC arrays for their neural implants. ADC arrays are also required in image sensors and sensor networks still in their design phase. That the ADC array can be implemented using commercial SiGe technology makes it a particularly cost efficient solution. Since we plan to offer the block as an IP, it will fit for integration together with other blocks (both analog and digital) in the system, making the ADC array a cost efficient choice for SoCs.