The NASA SBIR and STTR programs fund the research, development, and demonstration of innovative technologies that fulfill NASA needs as described in the annual Solicitations and have significant potential for successful commercialization. If you are a small business concern (SBC) with 500 or fewer employees or a non-profit RI such as a university or a research laboratory with ties to an SBC, then NASA encourages you to learn more about the SBIR and STTR programs as a potential source of seed funding for the development of your innovations.
The SBIR and STTR programs have 3 phases:
The SBIR and STTR Phase I contracts last for 6 months with a maximum funding of $125,000, and Phase II contracts last for 24 months with a maximum funding of $750,000 - $1.5 million.
Opportunity for Continued Technology Development Post-Phase II:
The NASA SBIR/STTR Program currently has in place two initiatives for supporting its small business partners past the basic Phase I and Phase II elements of the program that emphasize opportunities for commercialization. Specifically, the NASA SBIR/STTR Program has the Phase II Enhancement (Phase II-E) and Phase II eXpanded (Phase II-X) contract options.
Please review the links below to obtain more information on the SBIR/STTR programs.
Provides an overview of the SBIR and STTR programs as implemented by NASA
Provides access to the annual SBIR/STTR Solicitations containing detailed information on the program eligibility requirements, proposal instructions and research topics and subtopics
Schedule and links for the SBIR/STTR solicitations and selection announcements
Federal and non-Federal sources of assistance for small business
Search our complete archive of awarded project abstracts to learn about what NASA has funded
Still have questions? Visit the program FAQs
","parentProgram":{"ableToSelect":false,"isActive":true,"description":"Catalyst is a portfolio of early stage programs that specialize in different innovation constituencies and mechanisms to push the state of the art in aerospace technology development","programId":92327,"responsibleMd":{"canUserEdit":false,"locationEdit":false,"organizationRolePretty":"","organizationTypePretty":""},"title":"Catalyst","manageGaps":false,"acronymOrTitle":"Catalyst"},"parentProgramId":92327,"programId":73,"responsibleMd":{"organizationId":4875,"organizationName":"Space Technology Mission Directorate","acronym":"STMD","organizationType":"NASA_Mission_Directorate","canUserEdit":false,"locationEdit":false,"organizationRolePretty":"","organizationTypePretty":"NASA Mission Directorate"},"responsibleMdOffice":4875,"stockImageFileId":36648,"title":"Small Business Innovation Research/Small Business Tech Transfer","manageGaps":false,"acronymOrTitle":"SBIR/STTR"},"description":"Redundancy is a powerful technique for achieving high levels of Single Event Upset (SEU) tolerance when utilizing commercial technology. While the multiple CPU cores boost performance by operating in parallel, they also can operate redundantly in order to maximize tolerance to SEUs. This approach requires a software framework to configure and operate the redundant system. In this proposed effort, Innoflight will develop a Software Redundancy Framework (SRF) for Commercial Off-The-Shelf (COTS) Multi-core System-on-Chip (SoC) Field Programmable Gate Arrays (FPGAs). The SRF is an IP core on an FPGA and associated software modules offering an elegant suite of targeted mitigations for SEUs, thus enabling COTS hardware to bring its superior SWaP to demanding radiation environments for the first time. We will examine the SRF: (a) initially with single-threaded user applications; (b) then with multithreaded applications; (c) testing with prototype hardware including under proton single event effects (SEE) testing; and (d) finally a potential flight demonstration on the ICE-Cap mission slated for launch in 2015. At the end of Phase II, Innoflight will have a complete framework that is ready for implementation on operational space computing platforms","benefits":"SRF enables the application of high-performance processors, when embedded in COTS FPGAs, in NASA missions that traditionally demanded radiation hard by design (RHBD) processors with their associated performance, power and cost. A lower-cost compact flight computer, based on a multi-core SoC FPGA, and utilizing SRF provides Size, Weight and Power (SWaP) benefits, especially for deep space missions needing moderate radiation tolerance. These applications span the entire range of space missions from Deep Space all the way down to LEO environments where operational reliability requirements demand improved SEU tolerance. There are currently a significant number of missions contemplating GTO, MEO and HEO orbits with small spacecraft for scientific, military and commercial applications that could benefit from the SRF.The NASA SBIR and STTR programs fund the research, development, and demonstration of innovative technologies that fulfill NASA needs as described in the annual Solicitations and have significant potential for successful commercialization. If you are a small business concern (SBC) with 500 or fewer employees or a non-profit RI such as a university or a research laboratory with ties to an SBC, then NASA encourages you to learn more about the SBIR and STTR programs as a potential source of seed funding for the development of your innovations.
The SBIR and STTR programs have 3 phases:
The SBIR and STTR Phase I contracts last for 6 months with a maximum funding of $125,000, and Phase II contracts last for 24 months with a maximum funding of $750,000 - $1.5 million.
Opportunity for Continued Technology Development Post-Phase II:
The NASA SBIR/STTR Program currently has in place two initiatives for supporting its small business partners past the basic Phase I and Phase II elements of the program that emphasize opportunities for commercialization. Specifically, the NASA SBIR/STTR Program has the Phase II Enhancement (Phase II-E) and Phase II eXpanded (Phase II-X) contract options.
Please review the links below to obtain more information on the SBIR/STTR programs.
Provides an overview of the SBIR and STTR programs as implemented by NASA
Provides access to the annual SBIR/STTR Solicitations containing detailed information on the program eligibility requirements, proposal instructions and research topics and subtopics
Schedule and links for the SBIR/STTR solicitations and selection announcements
Federal and non-Federal sources of assistance for small business
Search our complete archive of awarded project abstracts to learn about what NASA has funded
Still have questions? Visit the program FAQs
","parentProgram":{"ableToSelect":false,"isActive":true,"description":"Catalyst is a portfolio of early stage programs that specialize in different innovation constituencies and mechanisms to push the state of the art in aerospace technology development","programId":92327,"responsibleMd":{"canUserEdit":false,"locationEdit":false,"organizationRolePretty":"","organizationTypePretty":""},"title":"Catalyst","manageGaps":false,"acronymOrTitle":"Catalyst"},"parentProgramId":92327,"programId":73,"responsibleMd":{"organizationId":4875,"organizationName":"Space Technology Mission Directorate","acronym":"STMD","organizationType":"NASA_Mission_Directorate","canUserEdit":false,"locationEdit":false,"organizationRolePretty":"","organizationTypePretty":"NASA Mission Directorate"},"responsibleMdOffice":4875,"stockImageFileId":36648,"title":"Small Business Innovation Research/Small Business Tech Transfer","manageGaps":false,"acronymOrTitle":"SBIR/STTR"},"description":"Redundancy is a powerful technique for achieving high levels of Single Event Upset (SEU) tolerance when utilizing commercial technology. While the multiple CPU cores boost performance by operating in parallel, they also can operate redundantly in order to maximize tolerance to SEUs. This approach requires a software framework to configure and operate the redundant system. In this proposed effort, Innoflight will develop a Software Redundancy Framework (SRF) for Commercial Off-The-Shelf (COTS) Multi-core System-on-Chip (SoC) Field Programmable Gate Arrays (FPGAs). The SRF is an IP core on an FPGA and associated software modules offering an elegant suite of targeted mitigations for SEUs, thus enabling COTS hardware to bring its superior SWaP to demanding radiation environments for the first time. We will examine the SRF: (a) initially with single-threaded user applications; (b) then with multithreaded applications; (c) testing with prototype hardware including under proton single event effects (SEE) testing; and (d) finally a potential flight demonstration on the ICE-Cap mission slated for launch in 2015. At the end of Phase II, Innoflight will have a complete framework that is ready for implementation on operational space computing platforms","benefits":"SRF enables the application of high-performance processors, when embedded in COTS FPGAs, in NASA missions that traditionally demanded radiation hard by design (RHBD) processors with their associated performance, power and cost. A lower-cost compact flight computer, based on a multi-core SoC FPGA, and utilizing SRF provides Size, Weight and Power (SWaP) benefits, especially for deep space missions needing moderate radiation tolerance. These applications span the entire range of space missions from Deep Space all the way down to LEO environments where operational reliability requirements demand improved SEU tolerance. There are currently a significant number of missions contemplating GTO, MEO and HEO orbits with small spacecraft for scientific, military and commercial applications that could benefit from the SRF.